Migrating from UltraScale+ Devices to Versal Adaptive SoCs

This course illustrates the different approaches for efficiently migrating existing designs to the AMD Versal™ adaptive SoC from AMD UltraScale+™ devices. The course also covers system design planning and partitioning methodologies.

Course Description

This course illustrates approaches for efficiently migrating existing designs from AMD UltraScale+ devices to AMD Versal adaptive SoCs. It covers system design planning, partitioning methodologies, and migration considerations for different system design types.

The emphasis of this course is on:

  • Identifying and comparing functional blocks in Versal adaptive SoCs versus UltraScale+ devices
  • Reviewing migration approaches
  • Enabling top-level RTL flows for Versal devices
  • Identifying migration considerations for PL-only and Zynq UltraScale+ MPSoC designs
  • Specifying system design migration methodologies
  • Discussing AI Engine system partitioning
  • Migrating Zynq UltraScale+ MPSoC-based designs to Versal adaptive SoCs
  • Detailing hardware debug features
  • Describing development platforms

Training Duration

16 hours

Additional Information

  • Number of Chapters: 13
  • Number of Labs: 7
  • Number of Demos: 0
  • Current Version: 2025.2

What's New

  • All labs have been updated to the latest software versions

Chapters

Chapter 1

  • AMD Versal Adaptive SoC: Architecture Overview for Existing Users

Chapter 2

  • AMD Versal Adaptive SoC: System Design Migration Approach

Chapter 3

  • AMD Versal Adaptive SoC: Design Tool Flow – Introduction

Chapter 4

  • AMD Versal Adaptive SoC: NoC Introduction and Concepts

Chapter 5

  • AMD Versal Adaptive SoC: Enabling Top-level RTL Flows – Advance

Chapter 6

  • AMD Versal Adaptive SoC: Programmable Logic Design Migration Considerations

Chapter 7

  • AMD Versal Adaptive SoC: Processing System Comparison

Chapter 8

  • AMD Versal Adaptive SoC: System Design Planning Methodology

Chapter 9

  • AMD Versal Adaptive SoC: AI Engine Architecture Overview and Programming

Chapter 10

  • AMD Versal Adaptive SoC: AI Engine System Partitioning

Chapter 11

  • AMD Versal Adaptive SoC: System-level Design Migration

Chapter 12

  • AMD Versal Adaptive SoC: Debug Overview

Chapter 13

  • Migrating from UltraScale+ Devices to Versal Adaptive SoCs Full Course Quiz

Event Schedule

No events found. Event request.

Partner

Xilinx
Updated at: 2026-07-08 11:43:22 +0200to the top