Admin >>
Customer login
  • so-logic
  • sozius
  • Activities
  • Knowledgebase
  • Trainings
  • IP Cores
  • Customers
  • Sitemap

Trainings

  • Search
  • Schedule
  • In-house Training
  • Create attendant account
  • AMD Xilinx
    • AI
    • Architecture
    • Connectivity
      • Designing with the Versal Adaptive SoC: Serial Transceivers
      • Designing with the Versal Adaptive SoC: PCI Express Systems
      • Designing with the Versal Adaptive SoC: Network on Chip
      • Designing with the Zynq UltraScale+ RFSoC
      • How to Design a High-Speed Memory Interface
      • PCIe Protocol Overview
      • Designing an Integrated PCI Express System
      • Designing with Multi-Gigabit Serial I/O
      • Designing with Ethernet MAC Controllers
      • Signal Integrity and Board Design for AMD Xilinx FPGAs
      • Designing with AMD Xilinx Serial Transceivers
    • DSP
    • Embedded
    • Languages
    • Tools
  • Doulos
  • Mathworks
  • National Instruments
  • so-logic
  • Payment conditions
  • Shopping Cart
  • Instruction

Connectivity

Courses

  • Designing with the Versal Adaptive SoC: Serial Transceivers
  • Designing with the Versal Adaptive SoC: PCI Express Systems
  • Designing with the Versal Adaptive SoC: Network on Chip
  • Designing with the Zynq UltraScale+ RFSoC
  • How to Design a High-Speed Memory Interface
  • PCIe Protocol Overview
  • Designing an Integrated PCI Express System
  • Designing with Multi-Gigabit Serial I/O
  • Designing with Ethernet MAC Controllers
  • Signal Integrity and Board Design for AMD Xilinx FPGAs
  • Designing with AMD Xilinx Serial Transceivers
Updated at: to the top
 
Questions or problems? support@so-logic.netWKO Impressum, Privacy and Policy