Newsletter - May 2015

En
[So-logic Newsletter May 2015] []
 
 

Top News

 

So-logic company in partnership with Silica company will hold public training on 21.05.2015. in Linz, Austria.


Increasing complexity of the new and the future FPGA families makes it impossible to program them in the traditional manner. The use of smarter and more efficient tools is the next logical step in the evolution of FPGA designs.

Discover with us the possibilities of the new tools and learn more about what the future of FPGA designs will look like.

We invite you to finish the seminar with us and we are looking forward to welcome you in a tour of the ARS Electronica Center.


Find out more →



Xilinx announced the new 16 nm UltraScale+ FPGA family, 3D ICs, and MPSoCs.

All the Virtex UltraScale+, Kintex UltraScale+, and Zynq UltraScale+ preliminary data you can find in the so-logic FPGA Database.

 

Training News

So-logic company is Xilinx authorized training provider, offering all courses from Xilinx training catalogue.


Schedule for Training Courses in May and June 2015!

If you are interested to attending one of our courses, here is a list of upcoming training courses, offered by so-logic, in May and June 2015:


May:

  • 04.05. - 04.05.2015    Vivado Design Suite for ISE Software Project Navigator Users

  • 04.05. - 04.05.2015    Vivado Design Suite Tool Flow

  • 04.05. - 04.05.2015    Vivado Design Suite Hands-on Introductory Workshop

  • 05.05. - 05.05.2015    UltraFast Design Methodology

  • 05.05. - 06.05.2015    Essentials of FPGA Design

  • 06.05. - 06.05.2015    Industrial Motor Control Using FPGAs and SoCs

  • 07.05. - 08.05.2015    Advanced Tools and Techniques of the Vivado Design Suite

  • 07.05. - 08.05.2015    Advanced FPGA Implementation

  • 11.05. - 13.05.2015    Vivado Design Suite Static Timing Analysis and Design Constraints

  • 11.05. - 13.05.2015    Vivado Design Suite Advanced XDC and Timing Analysis for ISE Users

  • 14.05. - 15.05.2015    Debugging Techniques Using the Vivado Logic Analyzer

  • 14.05. - 15.05.2015    Xilinx Partial Reconfiguration Tools & Techniques

  • 18.05. - 19.05.2015    Embedded Design with PetaLinux Tools

  • 18.05. - 20.05.2015    Embedded Open-Source Linux Development

  • 18.05. - 18.05.2015    Essential Tcl Scripting for the Vivado Design Suite

  • 19.05. - 19.05.2015    Designing with the Xilinx Analog Mixed Signal Solution

  • 20.05. - 20.05.2015    FPGA Power Optimization

  • 21.05. - 22.05.2015    Designing with the Xilinx 7 Series Families

  • 21.05. - 22.05.2015    Designing with the UltraScale Architecture

  • 26.05. - 26.05.2015    Zynq Smarter Solutions – Decision Maker Seminar

  • 27.05. - 28.05.2015    Zynq All Programmable SoC System Architecture

  • 29.05. - 29.05.2015    Zynq Smarter Solutions – Software Workshop

  • 29.05. - 29.05.2015    Zynq Smarter Solutions – Hardware Workshop


June:

  • 01.06. - 01.06.2015    Essentials of Microprocessors

  • 02.06. - 03.06.2015    Embedded Systems Design

  • 04.06. - 05.06.2015    Advanced Features and Techniques of Embedded Systems Design

  • 08.06. - 09.06.2015    C Language Programming with SDK

  • 10.06. - 11.06.2015    Embedded Systems Software Design

  • 12.06. - 12.06.2015    Advanced Features and Techniques of Embedded Systems Software Design

  • 15.06. - 17.06.2015    MATLAB Grundlagen

  • 18.06. - 19.06.2015    Simulink zur System- und Algorithmenmodellierung

  • 22.06. - 24.06.2015    Designing with Verilog

  • 22.06. - 24.06.2015    Designing with VHDL

  • 25.06. - 26.06.2015    Advanced VHDL

  • 25.06. - 26.06.2015    Verification with System Verilog

  • 25.06. - 26.06.2015    Designing with System Verilog

  • 29.06. - 29.06.2015    How to Design a Xilinx Digital Signal Processing System in one Day

  • 30.06. - 01.07.2015    Essential DSP Implementation Techniques for Xilinx FPGAs

 

So-logic Database News

New Xilinx Virtex UltraScale+, Kintex UltraScale+, and Zynq UltraScale+ families are assigned to the so-logic FPGA database!


In the so-logic FPGA Database you can also find families and sub-families of manufacturers like Xilinx, Altera, Lattice, Atmel, Microsemi, Achronix, Cypress, QuickLogic, Tabula, TierLogic and eASIC with their devices and majority of the data for each device.


Short description how to use FPGA Database:

When you open FPGA Database, select the desired manufacturer and press Family groups button to get family groups table for selected manufacturer.

In the Family groups table you can select desired family group and press Families button to get a list of all families for selected family group.

In the Family list table select desired family/families and desired attributes and click Devices button to get a list of all devices for selected family/families and family attributes.

 

You received this email because you are subscribed to marketing information from so-logic company.

Update your email preferences to choose the types of emails you receive.

 
 

SO-LOGIC GmbH Co KG

DI Peter Thorwartl

Lustkandlgasse 52, A-1090 Vienna, Austria

Phone: +43-1-3157777-11

E-Mail: thor@so-logic.net

 
 
Updated at: 2015-04-21 11:06to the top