Site map
- so-logic
- Coordinates
- so-logic Brasil2014-12-04 11:51
- so-logic Serbia2015-01-23 15:11
- History2014-10-16 14:30
- Networking
- Distribution2009-11-17 10:12
- Education2016-08-24 16:12
- Development2009-11-17 10:41
- Cooperations2009-11-17 10:54
- Staff2017-03-14 15:08
- After work
- Hotels2016-08-24 13:04
- Restaurants2016-08-24 15:22
- Bars & Cafés2016-08-24 14:02
- Culture2011-07-29 10:29
- Gallery
- Boards2009-11-20 08:39
- Beargallery2009-11-20 08:46
- Coordinates
- sozius
- Kits, Applications, Use Cases2016-10-14 18:32
- soopendays 2012
- Activities
- Development2009-11-23 14:43
- Coaching - Consulting2009-11-23 14:53
- Reviews2009-11-23 15:08
- Feasibility studies2009-11-23 15:12
- Prototyping2014-05-26 14:58
- Network2009-11-23 15:43
- Hosting2009-11-23 15:50
- Webservice2009-11-23 15:55
- Knowledgebase
- FPGA Universe
- Tutorials
- Basic FPGA Tutorial - Vivado v2016.4, VHDL
- Basic FPGA Tutorial VHDL Chapters2016-01-12 14:27
- Basic FPGA Tutorial - Vivado v2016.2, Verilog
- Basic FPGA Tutorial Verilog Chapters2016-01-12 14:30
- Basic FPGA Tutorial - ISE v14.7, VHDL2015-12-18 19:36
- Basic Embedded System Design Tutorial - Vivado v2016.4, C
- Basic Embedded System Design Tutorial Chapters2016-10-11 17:01
- Basic HLS Tutorial - Vivado v2016.4, C++
- Basic HLS Tutorial Chapters2016-10-18 16:10
- VHDL Style Guide2011-01-31 09:56
- Basic FPGA Tutorial - Vivado v2016.4, VHDL
- Tutorials
- Links
- Electronic2009-11-26 13:38
- FPGA2009-11-26 13:47
- Useful2009-11-26 14:03
- Quick Reference Guides2009-11-26 14:09
- Newsletters
- Newsletter - September 20162016-09-16 10:39
- Newsletter - February 20162016-01-15 11:59
- Newsletter - November 20152015-10-29 15:32
- Newsletter - May 20152015-04-21 11:06
- Newsletter - March 20152015-04-21 11:02
- FPGA Universe
- Trainings
- Doulos
- Xilinx - Vivado FPGA Essentials (Online)2016-01-15 11:57
- Xilinx - Vivado Adopter Class (Live Online)2016-01-15 12:03
- Essential Tcl for Vivado (Online) 2016-01-15 12:09
- Xilinx - Vivado HLS (Online)2016-01-15 12:14
- Xilinx - Designing with the UltraScale Architecture (Online)2016-01-15 11:52
- Mathworks
- MATLAB Grundlagen2015-10-28 12:06
- Machine Learning mit MATLAB2017-06-27 11:02
- MATLAB Programmiertechniken2015-10-28 12:07
- Programmierung von Xilinx Zynq SoCs mit MATLAB und Simulink2015-10-28 12:08
- Simulink zur System- und Algorithmenmodellierung2015-10-28 12:10
- Signalverarbeitung mit Simulink2015-10-28 12:09
- Objektorientierte Programmierung mit MATLAB2017-06-27 11:01
- National Instruments
- Labview Basic I2012-01-18 16:35
- Compact RIO + FPGA2012-01-18 16:36
- Silica
- Public
- X-Fest 20072012-01-18 16:37
- Public
- so-logic
- Art of FPGA Design
- Principles of FPGA Design2011-12-26 09:16
- Use Cases for FPGAs2011-12-26 09:41
- High Speed Serial IOs with FPGA2009-12-04 11:20
- Embedded System Ideas and Concepts2009-12-04 11:23
- Implementation of a digital Receiver with FPGAs2009-12-04 11:40
- High Speed DSP Design with FPGAs2009-12-04 11:57
- Embedded System Design with FPGAs2009-12-04 11:14
- High Level Synthesis
- C++2011-12-27 08:02
- SystemC TLM2011-12-27 10:13
- SystemC Concepts2011-12-27 16:00
- Art of FPGA Design
- Xilinx
- Architecture
- Designing with the UltraScale Architecture2016-08-03 09:26
- Designing with Xilinx 7 Series Families2016-08-03 09:43
- Designing with Spartan-6 and Virtex-6 Families2012-01-18 17:23
- Designing with Virtex-5 FPGA Family2012-09-10 10:16
- Connectivity
- How to Design a High-Speed Memory Interface2016-08-03 13:34
- PCIe Protocol Overview2012-09-28 11:10
- Designing an Integrated PCI Express System2016-08-03 10:13
- Designing with Multi-Gigabit Serial I/O2016-08-03 13:46
- Designing with Ethernet MAC Controllers2016-08-03 10:45
- Signal Integrity and Board Design for Xilinx FPGAs2013-07-01 13:11
- Designing with UltraScale FPGA Transceivers2016-08-03 10:56
- DSP
- Essential DSP Implementation Techniques for Xilinx FPGAs2016-08-03 11:03
- DSP Design Using System Generator2016-08-03 11:14
- C-based Design: High-Level Synthesis with Vivado HLS2016-08-03 11:29
- C-based HLS Coding for Software Designers2012-09-28 12:16
- C-based HLS Coding for Hardware Designers2012-09-28 12:16
- Embedded
- Zynq All Programmable SoC System Architecture2016-08-03 11:42
- Embedded Open-Source Linux Development2012-09-28 12:27
- Embedded Design with PetaLinux Tools2016-08-03 11:50
- Embedded Systems Design2016-08-03 12:12
- Advanced Features and Techniques of Embedded Systems Design2016-08-03 12:26
- Embedded Systems Software Design2016-08-03 12:59
- Advanced Features and Techniques of Embedded Systems Software Design 2016-08-03 13:08
- Embedded C/C++ SDSoC Development Environment and Methodology2016-08-03 13:15
- Zynq UltraScale+ MPSoC for the Hardware Designer 2016-04-04 09:58
- Zynq UltraScale+ MPSoC for the Software Developer2016-04-04 10:08
- Zynq UltraScale+ MPSoC for the System Architect 2016-04-04 10:20
- Developing and Optimizing Applications Using the OpenCL Framework for FPGAs2017-03-22 13:10
- Languages
- Designing with VHDL2016-08-03 13:52
- Advanced VHDL2016-08-03 09:31
- Designing with Verilog2016-08-03 09:54
- Designing with System Verilog2016-08-03 09:51
- Verification with System Verilog2016-08-03 09:49
- Tools
- Designing FPGAs Using the Vivado Design Suite 12016-08-02 13:45
- Designing FPGAs Using the Vivado Design Suite 22016-08-02 14:03
- Designing FPGAs Using the Vivado Design Suite 32016-08-02 13:53
- Designing FPGAs Using the Vivado Design Suite 42016-08-02 13:59
- UltraFast Design Methodology2014-08-04 11:30
- Vivad Design Suite for ISE Software Project Navigator Users2013-07-02 13:40
- Vivado Advanced XDC and Static Timing Analysis for ISE Software Users2013-07-03 13:21
- Partial Reconfiguration Tools & Techniques2016-08-03 10:08
- Architecture
- Payment conditions2010-01-04 15:36
- Instruction2012-01-10 09:24
- Doulos
- IP Cores
- Interface Cores
- Ethernet
- 10/100/1000 Mb/s Ethernet
- 10/100/1000 Mb/s MAC Controller Core2016-08-19 16:27
- 1000BASE-X PCS Core2016-08-22 19:17
- 10G Ethernet
- 10G MAC Controller Core2016-08-22 19:18
- 10GBASE-R PCS Core2016-08-22 19:14
- 10/100/1000 Mb/s Ethernet
- Serial ATA
- SATA-II Host Controller Core2016-08-19 10:11
- SATA-III Host Controller Core2016-08-19 10:09
- Ethernet
- Machine Learning Cores
- Ensemble Classifiers Cores
- Ensemble Inference Cores
- Decision Tree Ensemble Inference Core2011-01-15 22:22
- Ensemble Evaluation Cores
- Decision Tree Ensemble Evaluation Core - Sequential Evaluation using Pipelined Architecture2010-11-20 14:50
- Decision Tree Ensemble Evaluation Core - Parallel Evaluation using Pipelined Architecture2010-11-20 14:51
- Decision Tree Ensemble Evaluation Core - Sequential Evaluation using Serial Architecture2010-11-20 14:54
- Decision Tree Ensemble Evaluation Core - Parallel Evaluation using Serial Architecture2010-11-20 14:55
- Combination Rules Cores
- Behavior Knowledge Space Core - Parallel Architecture2010-11-20 14:56
- Behavior Knowledge Space Core - Serial Architecture2010-11-20 14:56
- Weighted Majority Voting Core - Parallel Architecture2010-11-20 14:57
- Majority Voting Core - Parallel Architecture2010-11-20 14:57
- Majority Voting Core - Serial Architecture2010-11-20 14:58
- Ensemble Inference Cores
- Decision Trees Cores
- Decision Tree Inference Core2010-11-20 14:58
- Decision Tree Core using Serial Architecture2010-11-20 14:59
- Decision Tree Core using Pipelined Architecture2010-11-20 14:59
- Ensemble Classifiers Cores
- Processor and Microcontroller Cores
- 8051 Microcontroller Cores2011-01-16 09:52
- Finished and IP Cores Under Development2016-08-18 17:11
- Interface Cores
- Customers