Admin >>
Customer login
  • so-logic
  • sozius
  • Activities
  • Knowledgebase
  • Trainings
  • IP Cores
  • Customers
  • Sitemap

Trainings

  • soopendays 2012
  • Search
  • Schedule
  • In-house Training
  • Create attendant account
  • Doulos
  • Mathworks
  • National Instruments
  • so-logic
  • Xilinx
    • Architecture
    • Connectivity
    • DSP
    • Embedded
      • Advanced SDSoC Development Environment and Methodology
      • Developing AWS F1 Applications Using the SDAccel Environment
      • Zynq All Programmable SoC System Architecture
      • Embedded Open-Source Linux Development
      • Embedded Design with PetaLinux Tools
      • Migrating to the Vitis Embedded Software Development IDE Workshop
      • Embedded Systems Design
      • Advanced Features and Techniques of Embedded Systems Design
      • Embedded Systems Software Design
      • Advanced Features and Techniques of Embedded Systems Software Design
      • Embedded C/C++ SDSoC Development Environment and Methodology
      • Zynq UltraScale+ MPSoC for the Hardware Designer
      • Zynq UltraScale+ MPSoC for the Software Developer
      • Zynq UltraScale+ MPSoC for the System Architect
      • Developing and Optimizing Applications Using the OpenCL Framework for FPGAs
    • Languages
    • Tools
    • Versal Live Online Workshop Compendium Complete
    • Vision KRIA SOM
  • Payment conditions
  • Shopping Cart
  • Instruction

Embedded

Courses

  • Advanced SDSoC Development Environment and Methodology
  • Developing AWS F1 Applications Using the SDAccel Environment
  • Zynq All Programmable SoC System Architecture
  • Embedded Open-Source Linux Development
  • Embedded Design with PetaLinux Tools
  • Migrating to the Vitis Embedded Software Development IDE Workshop
  • Embedded Systems Design
  • Advanced Features and Techniques of Embedded Systems Design
  • Embedded Systems Software Design
  • Advanced Features and Techniques of Embedded Systems Software Design
  • Embedded C/C++ SDSoC Development Environment and Methodology
  • Zynq UltraScale+ MPSoC for the Hardware Designer
  • Zynq UltraScale+ MPSoC for the Software Developer
  • Zynq UltraScale+ MPSoC for the System Architect
  • Developing and Optimizing Applications Using the OpenCL Framework for FPGAs
Updated at: 2008-12-11 09:26:30 +0100to the top
 
Questions or problems? support@so-logic.netWKO Impressum, Privacy and Policy